10 Publications

Mark all

[10]
2019 | Conference Paper | IST-REx-ID: 6428
Interface-aware signal temporal logic
T. Ferrere, D. Nickovic, A. Donzé, H. Ito, J. Kapinski, in:, Proceedings of the 2019 22nd ACM International Conference on Hybrid Systems: Computation and Control, ACM, 2019, pp. 57–66.
View | DOI
 
[9]
2018 | Conference Paper | IST-REx-ID: 299   OA
AMT 2.0: Qualitative and quantitative trace analysis with extended signal temporal logic
D. Nickovic, O. Lebeltel, O. Maler, T. Ferrere, D. Ulus, in:, D. Beyer, M. Huisman (Eds.), Springer, 2018, pp. 303–319.
View | Files available | DOI
 
[8]
2018 | Conference Paper | IST-REx-ID: 5959
Keynote: The first-order logic of signals
A. Bakhirkin, T. Ferrere, T.A. Henzinger, D. Nickovicl, in:, 2018 International Conference on Embedded Software (EMSOFT), IEEE, 2018, pp. 1–10.
View | DOI
 
[7]
2018 | Conference Paper | IST-REx-ID: 78
Online timed pattern matching using automata
A. Bakhirkin, T. Ferrere, D. Nickovic, O. Maler, E. Asarin, in:, Springer, 2018, pp. 215–232.
View | DOI
 
[6]
2018 | Conference Paper | IST-REx-ID: 144
A theory of register monitors
T. Ferrere, T.A. Henzinger, E. Saraç, in:, IEEE, 2018, pp. 394–403.
View | DOI
 
[5]
2018 | Conference Paper | IST-REx-ID: 156
The compound interest in relaxing punctuality
T. Ferrere, in:, Springer, 2018, pp. 147–164.
View | DOI
 
[4]
2018 | Conference Paper | IST-REx-ID: 182
Efficient parametric identification for STL
A. Bakhirkin, T. Ferrere, O. Maler, in:, Association for Computing Machinery, Inc, 2018, pp. 177–186.
View | DOI
 
[3]
2018 | Conference Paper | IST-REx-ID: 81
Monitoring temporal logic with clock variables
A. Elgyütt, T. Ferrere, T.A. Henzinger, in:, Springer, 2018, pp. 53–70.
View | DOI
 
[2]
2018 | Conference Paper | IST-REx-ID: 183
Localizing faults in simulink/stateflow models with STL
E. Bartocci, T. Ferrere, N. Manjunath, D. Nickovic, in:, Association for Computing Machinery, Inc, 2018, pp. 197–206.
View | DOI
 
[1]
2017 | Conference Paper | IST-REx-ID: 636   OA
On the quantitative semantics of regular expressions over real-valued signals
A. Bakhirkin, T. Ferrere, O. Maler, D. Ulus, in:, A. Abate, G. Geeraerts (Eds.), Springer, 2017, pp. 189–206.
View | DOI | Download (ext.)
 

Search

Filter Publications

Display / Sort

Export / Embed

10 Publications

Mark all

[10]
2019 | Conference Paper | IST-REx-ID: 6428
Interface-aware signal temporal logic
T. Ferrere, D. Nickovic, A. Donzé, H. Ito, J. Kapinski, in:, Proceedings of the 2019 22nd ACM International Conference on Hybrid Systems: Computation and Control, ACM, 2019, pp. 57–66.
View | DOI
 
[9]
2018 | Conference Paper | IST-REx-ID: 299   OA
AMT 2.0: Qualitative and quantitative trace analysis with extended signal temporal logic
D. Nickovic, O. Lebeltel, O. Maler, T. Ferrere, D. Ulus, in:, D. Beyer, M. Huisman (Eds.), Springer, 2018, pp. 303–319.
View | Files available | DOI
 
[8]
2018 | Conference Paper | IST-REx-ID: 5959
Keynote: The first-order logic of signals
A. Bakhirkin, T. Ferrere, T.A. Henzinger, D. Nickovicl, in:, 2018 International Conference on Embedded Software (EMSOFT), IEEE, 2018, pp. 1–10.
View | DOI
 
[7]
2018 | Conference Paper | IST-REx-ID: 78
Online timed pattern matching using automata
A. Bakhirkin, T. Ferrere, D. Nickovic, O. Maler, E. Asarin, in:, Springer, 2018, pp. 215–232.
View | DOI
 
[6]
2018 | Conference Paper | IST-REx-ID: 144
A theory of register monitors
T. Ferrere, T.A. Henzinger, E. Saraç, in:, IEEE, 2018, pp. 394–403.
View | DOI
 
[5]
2018 | Conference Paper | IST-REx-ID: 156
The compound interest in relaxing punctuality
T. Ferrere, in:, Springer, 2018, pp. 147–164.
View | DOI
 
[4]
2018 | Conference Paper | IST-REx-ID: 182
Efficient parametric identification for STL
A. Bakhirkin, T. Ferrere, O. Maler, in:, Association for Computing Machinery, Inc, 2018, pp. 177–186.
View | DOI
 
[3]
2018 | Conference Paper | IST-REx-ID: 81
Monitoring temporal logic with clock variables
A. Elgyütt, T. Ferrere, T.A. Henzinger, in:, Springer, 2018, pp. 53–70.
View | DOI
 
[2]
2018 | Conference Paper | IST-REx-ID: 183
Localizing faults in simulink/stateflow models with STL
E. Bartocci, T. Ferrere, N. Manjunath, D. Nickovic, in:, Association for Computing Machinery, Inc, 2018, pp. 197–206.
View | DOI
 
[1]
2017 | Conference Paper | IST-REx-ID: 636   OA
On the quantitative semantics of regular expressions over real-valued signals
A. Bakhirkin, T. Ferrere, O. Maler, D. Ulus, in:, A. Abate, G. Geeraerts (Eds.), Springer, 2017, pp. 189–206.
View | DOI | Download (ext.)
 

Search

Filter Publications

Display / Sort

Export / Embed